Design and Analysis of Content Addressable Memory
Abarna.I, KIT- KalaignarKarunanidhi Institute of Technology; Mythili.R ,
XOR cell, XNOR cell
The Content addressable Memory (CAM) is high speed memories that are used in high speed networks, lookup tables and so on. The data to be searched will be compared with the data stored in the CAM cell and the address of the cell will be returned for the matched data. The parallel search operation in the memory is the important feature which improves the speed of search operation in CAM cells. However this parallel search operation will have its impact on the power dissipation, delay and various other parameters. This paper discusses the various low power CAM cells and analysis of its important parameters.
-
[1] Byung-Do Yang and Lee-Sup Kim, “A Low-Power CAM Using Pulsed neither NAND–NOR Match-Line and Charge-Recycling Search-Line Driver,” IEEE journal of solid-state circuits, vol. 40, no. 8, pp. 1736 – 1744, August 2005.
[2] Jian-weizhang, Yi-zheng ye, and bin-da liu, “a current-recycling technique for shadow-match-line sensing in content-addressable memories,” IEEE transactions on very large scale integration (vlsi) systems, vol. 16, no. 6, pp. 677 - 682, June 2008.
[3] Kostas pagiamtzis, “Content Addressable Memory circuits and architectures: A tutorial and survey”, IEEE journal of solid state circuits, Vol 41, No. 3, March 2006.
[4] Yen-Jen Chang and Tung-Chi Wu, “Master–Slave Match Line Design for Low-Power Content-Addressable Memory” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, pp. 1-10 August 2014.
[5] L. Frontini, S. Shojaii , A. Stabile , V. Liberali, “A New XOR based Content addressable memory Architecture”, IEEE International Conference on Electronics Circuits and Systems, pp. 701-703, December 2012.
[6] Kuo-Hsing Cheng, Chia-Hung Wei, Yu-Wen Chen, “Design of Low power content addressable memory cell”, IEEE symposium on Circuits and Systems, pp. 1447 - 1450 Vol. 3, December 2003.
[7] Sreenivasa Rao, B. S. N. S. P. Kumar, S. Raghavendra, V. Malleswara Rao “Design and Implementation of CAM architecture memory cell” Trends in Network and Communication, Vol. 197, pp 159-166, October 2011.
Paper ID: GRDCF002097
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 514 - 518
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 514 - 518