Design of Source Coupled Voltage Controlled Oscillator for the BPSK Costas Loop Filter
P. Dhilipkumar, PSNA CET, ; Dr. C. Chitra ,
Costas loop, PLL, voltage controlled oscillator
A 2GHz carrier recovery Costas Loop based BPSK detector is designed using CMOS 0.18μm technology. The designed BPSK detector consists of single to differential conversion circuit, phase/frequency detector, Voltage Controlled Oscillator (VCO), differential to single conversion circuit, first order loop filter and a third multiplier. Different architectures available for each block have been discussed along with the design methodology adopted. The schematics were simulated in analog design environment. These papers present a CMOS Voltage Controlled Oscillator with high oscillation frequency and low power consumption. It also describes the performance comparison of a current starved VCO and source coupled VCO for BPSK Costas Loop Filter. The designed Costas loop for BPSK detection is able to detect and demodulate data rates up to 50Mbps. The loop can track within the VCO frequency range of 1.99GHz to 2.01GHz. The lock range achieved for this loop is 20MHz. The power consumption of the Costas Loop BPSK detector was found to be 0.25mW.
-
[1] Haripriya Janardhan,Mahmoud Fawzy Wagdy, “Design of a 1GHz Digital PLL Using 0.18μm CMOS Technology” in IEEE 2006 Third International Conference on Information Technology: New Generations (ITNG'06).
[2] Roland E. Best, “Phase-locked loops: design, simulation, and applications,Fifth Edition”, McGraw-Hill, New York, C2003.
[3] D. P. Bautista and M.L. Aranda, ―A low power and high speed CMOS Voltage-Controlled Ring Oscillator, Circuits and Systems, 2004. ISCAS '04.Proceedings of the 2004 International Symposium on Volume 4, 23-26 May 2004 Page(s): IV - 752-5 Vol.4.
[4] J.J Spilker, Digital Communication by Satellite, Belmont CA, Prientice Hall Inc, 1977.
[5] Simon Haykin,”Communication Systems Fourth Edition”, Wiley publication.
[6] B .Razvi, Design of ANALOG CMOS Integrated Circuits, McGraw- Hill, 2001.
[7] William Shing, Tak Yan, and Howard Cam Luong, ―A 900-MHz CMOS low-phase- noise voltage-controlled ring oscillator, IEEE Transactions on Circuits and System II: Analog and Digital Signal Processing,, vol. 48, pp. 216-221, Feb. 2001.
[8] T. H. Lee and A. Hajimiri and, ―Oscillator Phase noise: A tutorial, IEEE J. Solid-State Circuits, vol. 35, pp. 326–336, March 2000.
[9] T. C. Weigandt, B. Kim, and P. R. Gray, ―Analysis of timing jitters in cmos ring oscillators, In Proc. ISCAS, pp. 27-30, June 1994
Paper ID: GRDCF002095
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 496 - 506
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 496 - 506