Partial Reconfiguration Using FPGA – A Review

M. Jothi, K.L.N. College of Engineering; Dr. N. B. Balamurugan ,; Dr. R. Harikumar ,

Partial reconfiguration, FPGA, Static Reconfiguration, Dynamic Reconfiguration, Partial Dynamic Reconfiguration

This paper proposes a review on Partial reconfiguration using Field Programmable Gate Array (FPGA). By downloading configuration bit files Partial Dynamic Reconfiguration (PDR) dynamically modifies the hardware portion of the device. Both FPGA and reconfigurable are used to speed up the performance of various applications. This makes the FPGA to be used in new dimension with an advantage of more flexibility. Literature surveys on various reconfigurable computing techniques were performed with the results and discussions. A more suitable method can be selected based on the applications. A main contribution of this review paper is that it summarizes the current research, key enabling techniques, applications, Research issues and challenges in Partial reconfiguration. All these application are described with its basic block and its implementation.
    [1] Abhishek Tiwari. A Partial Reconfiguration based Approach for Frequency Synthesis using FPGA. (2012) International Conference on Communication technology and system Design, Elsevier, procedia engineering,30, 234-241. [2] Alireza shoa, Shahram Shirani (2005). Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey, Journal of VLSI Signal Processing , , Springer, 39, 213–235. [3] Blodget, Brandon, et al.(2004), Partial and dynamically reconfiguration of Xilinx Virtex-II FPGAs, Field Programmable Logic and Application. Springer Berlin Heidelberg, 2004. 801-810. [4] Eto, Emi, (2007), Difference-Based Partial Reconfiguration. "XAPP290 (v2. 0), Xilinx, Inc., San Jose, CA, USA: 1-11. [5] Kessal.Lounis, R. Bourguiba, D. Demigny, N. Boudouani, Karabernou. M. (2002), Reconfigurable Architecture Using High Speed FPGA. SOC Design Methodologies, Springer US 75-86. [6] Lorenz, M. G., Mengibar, L., Valderas, M. G., & Entrena, L. (2004). Power consumption reduction through dynamic reconfiguration. Field Programmable Logic and Application, Springer Berlin Heidelberg, 751-760, [7] Mateusz majer, Jurgen teach (2007),The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer. Journal of VLSI Signal Processing (47), 15–31. [8] Moraes, Fernando, Ney calazans, leandro moller, Eduardo Briao, Ewerson carvalho, (2005), Dynamic and partial reconfiguration in FPGA SoCs: requirements tools and a case study. New Algorithms, Architectures and Applications for Reconfigurable Computing. Springer US, 157-168. [9] Patrick Lysaght, Brandon Blodget, Jeff Mason , Jay Young, Brendan Bridgford .Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of xilinx FPGAs.(2006),, Xilinx research lab paper [10] Pritha Banerjee, Megha sangtani, susmita sur-kolay (2009).Floorplanning for Partial Reconfiguration in FPGAs. 22nd International conference on VLSI Design, IEEE Explore [11] Sedcole, B. Blodget, T. Becker, J. Anderson and P. Lysaght (2006). Modular reconfiguration using FPGA. IEEE Proc.-Comput. Digit. Tech., 153(3), 157. [12] Sohanghpurwala, A, A, Athanas, P.Erangieh, T. wood. A. Open PR:An Open Source Partial Reconfiguration Toolkit for Xilinx FPGAs.(2011) IEEE International symposium on Partial and Distributed Processing Workshops. [13] Solomon Raju Kota, Ashutosh Gupta, shashikant nayak, sreekanth Varma. Module Based Implementaion of partial reconfiguration using VHDL on Xilinx FPGA (2009), Interntional Journal of recent Trends in Engineering, 2(7). [14] Tadigotla. V & L. Sliger Sesh Commuri (2007). Task-based Hardware Reconfiguration in Mobile Robots Using FPGAs. J Intell Robot System 49: Springer, 111–134, [15] Zaidi, I, Nabina, A. canagarajah, C. N, Nunez Yanez. J, Power/Area Analysis of a FPGA-Based Open-Source Processor using Partial Dynamic Reconfiguration, Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference 2008,592-598
Paper ID: GRDCF002032
Published in: Conference : International Conference on Innovations in Engineering and Technology (ICIET - 2016)
Page(s): 139 - 144