

# Design of Active Voltage Regulator for Voltage Sag Mitigation

Casey Zyron Noronha

*M.E Student*

*Department of Electrical and Electronics Engineering  
Goa College of Engineering, Farmagudi*

S.B. Karapurkar

*Associate Professor*

*Department of Electrical and Electronics Engineering  
Goa College of Engineering, Farmagudi*

## Abstract

The quality of power is a problem and has obtained a lot of attention, this is because they are affecting many electrical consumers. Research has shown that sags in voltage, system transients and short time outages constitute 93% of all the Power Quality issues that occur in the power systems. A sag is defined as a fall of 10% to 90% of the rated rms voltage with a time duration of about a half cycle to a minute. Data shows, most of the voltage sags occurring are of depth not less than 50%, however deep voltage sags having longer time durations obviously cannot be neglected this is because they have more impact than shallow and short-time sags to the end users. Most of the voltage regulators can be divided in two categories that is the regulators based on inverters and the AC/AC converter topologies. The series-connected devices (SD) that rectify voltage sags by means of injection of a missing voltage in series. A novel circuit is proposed to compensate the voltages. A higher efficiency of operation can be attained by this method of control because here we apply a DC link voltage adaptive control method. Also, the active voltage regulator proposed is a cost saving alternative for sags occurring for a long period of time and are lower than 50% of the acceptable voltage also it eliminates transformer from the traditional dynamic voltage restorer.

**Keywords-** Voltage Sag, Series Connected Device, DVR

## I. INTRODUCTION

Sensitive end-users including industrial and commercial electrical consumers are facing serious problems because of the Power Quality problems. 92% of all the PQ problems occurring in the distribution power system are due to voltage sags, transients, and momentary interruptions. Even 0.25 s voltage sag is long enough to interrupt a manufacture process resulting in enormous financial losses, which shows seriousness of voltage sags. Many power devices have been proposed to mitigate voltage sags for sensitive loads [1]. The used topologies are: the AC inverter-based regulator and direct AC-AC converters. Series-connected Devices (SD) are voltage-source inverter-based regulators and they compensate voltage sags by injecting the missing voltage in series with the grid. The key features related to the evaluation of certain SD topologies are cost, complexity and compensation ability. Dynamic Voltage Restorer (DVR) is a commonly used SD [2, 3]. Four typical DVR system topologies are investigated and experimentally compared. The evaluation shows that DVR with no storage and load connected shunt converter ranks the highest as it can compensate long duration deep sags at a relatively low complexity and cost. DySC is changed according to the structural differences between the DVR with load connected shunt converter and the one with supply-connected shunt converter [4, 5]. As a result, the shunt converter together with the series converter forms a boost charging circuit and the DC-link voltage will be charged to exceed the peak value of supply voltage. Thus obtained novel topology is called the transformer-less active voltage quality regulator with the parasitic boost circuit (PB-AVQR), and it is capable of mitigating long-duration deep voltage sags without increasing the cost, volume and complexity compared with the traditional DySC topology.

The DC-link voltage adaptive control method proposed and is also applied in the PB-AVQR to improve its efficiency [6]. A type of transformer less SD topology known as dynamic sag corrector (DySC) is proposed, and it is a low cost, small size, light weight, and highly effective system for sag mitigation as the series transformer is no longer needed. When the grid voltage differs from its desired waveform, a missing voltage will be injected and filtered by the DySC through its half-bridge converter (V1, V2) and output filter (Lf, Cf) to maintain the load voltage at its rated value [7, 8]. During this period of time, the energy needed for the compensation is provided by the residual supply via a passive shunt converter (D1, D2, L1) and stored in the dc-link capacitors (C1, C2). So, the dc-link voltage should always be lower than the peak value of the supply voltage, and it means that the DySC can only compensate for voltage sags no deeper than 50% since the largest injection voltage of the DySC is solely determined by its dc-link voltage [9]. This obtained novel topology is called the transformer less active voltage quality regulator with the parasitic boost circuit (PB-AVQR), and it is capable of mitigating long duration deep voltage sags without increasing the cost, volume, and complexity compared with the traditional DySC topology [10]. The dc-link voltage adaptive control method proposed is also applied in the PB AVQR to improve its operation efficiency. This paper starts with introducing the operating mode and working principles of the proposed configuration. Then, the parasitic boost circuit model is provided followed by the theoretical analysis to calculate its dc-link voltage [11].

## II. TOPOLOGY AND PRINCIPLE

As shown in Fig. 1, the PB-AVQR topology is mainly consists of five parts, including a static bypass switch (VT1, VT2), a half-bridge inverter (V1, V2), a shunt converter (VT3, VT4), a storage module (C1, C2), and a low-pass filter (L<sub>f</sub>, C<sub>f</sub>). The operating mode and applied control strategies are similar to what have been described. Under normal operating conditions, the static bypass switch is controlled to switch on and the normal grid voltage is delivered directly to the load side via this bypass switch. When an abnormal condition is detected, the static bypass switch will be switched OFF and the inverter will be controlled to inject a desired missing voltage in series with the supply voltage to ensure the power supply of sensitive loads. There are totally two different kinds of control strategies in the proposed PB-AVQR system. When the grid voltage is lower than the rated voltage, an in-phase control strategy will be adopted and a phase-shift control strategy will be applied when the supply voltage is higher than the nominal voltage. Working principle of the PB-AVQR is different compared with that of the DySC due to its unique shunt converter structure. When the proposed configuration is analyzed, both the operating states of the switches (V1, V2) and the trigger angles of the thyristors (VT1, VT2) should be taken into consideration. So, a simplified PB-AVQR (SPB-AVQR) circuit shown in Fig. 2 where two thyristors (VT3, VT4) in the proposed PB-AVQR are replaced by two diodes (D1, D2), is firstly introduced to better explain its working principles. The following analysis will be based on the SPB-AVQR which can be regarded as a special type of PB-AVQR




Fig. 1: Proposed PB-AVQR Topology




Fig. 2: SPB-AVQR Topology

The only difference between these two configurations is that the shunt converter of the PB-AVQR is controllable while the shunt converter of the SPB-AVQR is uncontrollable. That is to say, the dc-link voltage of the SPBAVQR represents the upper limit of the dc-link voltage in the PB-AVQR structure. So, theoretical conclusions drawn with the SPB-AVQR are basically applicable to the PB-AVQR. As shown in Fig. 2, switches V1 and V2 are now also parts of the parallel circuit, which means that the dc-link voltage will be affected by the on/off status of the switches. So, the turn on and turn off conditions of the compensation process should be considered to understand the working principles about the parasitic boost circuit of the SPB-AVQR. Figs. 3 and 4 illustrate four different operating conditions of the SPB-AVQR within one switching cycle during the positive and negative half-cycle of the sinusoidal supply voltage separately. Both the compensation process and charging process can be explained based on these operating conditions.




Fig. 3: Operating Conditions during Positive Half-Cycle. (A) V2 Switched On (B) V2 Switched Off

In Figs. 3 and 4, the solid line means that there is current flowing through and arrows depict directions. Operating conditions during the positive half-cycle are illustrated in Fig. 3. When V2 is switched on, as shown in Fig. 3(a), the grid charges the inductor L1 via the diode D2 and the capacitor C2 discharges to maintain the load voltage




Fig. 4: Operating Conditions during Negative Half-Cycle. (A) V1 Switched On. (B) V1 Switched Off

When V2 is switched off, as shown in Fig.3.(b), the energy stored in the inductor during previous period is released to dc-link capacitors C1 and C2 through VD1 which is the anti-parallel diode of V1. Operating conditions during the negative half-cycle are given in Fig. 4. When V1 is switched on, as shown in Fig.4 (a), the inductor L1 is charged via the diode D1, and the load is compensated by the capacitor C1. When V1 is switched off, as shown in Fig. 4(b), the energy stored in L1 is released through VD2, which is the anti-parallel diode of V2, to capacitors C1 and C2. So, in each half-cycle of the grid, one capacitor of the dc-link discharges to provide the energy needed for the compensation, and this energy is actually obtained from the supply source via the charging process described earlier.

Apparently, the charging circuit of the proposed configuration works exactly like a boost circuit and the dc-link voltage in this situation is controlled by the duty ratio of the two switches. So, the compensation ability of the SPB-AVQR is theoretically unlimited as long as the grid is strong enough to provide the needed power. However, as the boost circuit is parasitic on the series inverter, and the two switches are actually controlled according to the missing voltage, there still exist some restrictions. The relationships between the dc-link voltage and other system parameters will be discussed in the next section. In Figs. 3 and 4, two

endpoints of the inverter are marked as a and b. Parts of the waveforms obtained at the inverter side and load side under four operating conditions are schematically shown in Fig. 5, where  $U_{aN}$  represents the voltage between a and N. As shown in Fig. 6. When V1/V2 is switched on/off, the dc-link voltage will be added/subtracted to the supply voltage to get a switching pulse voltage  $U_{aN}$  and the switching harmonics of  $U_{aN}$  will be filtered by  $L_f$  and  $C_f$  to get a smooth load voltage. So, the load voltage will be maintained at its rated value if the inverter is properly controlled according to the required missing voltage during sags.

### III. MODELING AND THEORETICAL ANALYSIS

DC-link voltage is a key parameter to evaluate the compensation ability about a series compensation device since it decides the maximum value of the injected compensation voltage. In this section, in order to evaluate the compensation ability of the proposed topology and verify its feasibility in mitigating long duration deep sags, relationships between the dc-link voltage and other system parameters will be derived based on the circuit model of the aforementioned operating conditions. As can be seen from Figs. 3 and 4, working principles during the positive and negative half-cycle of the supply voltage are the same, so the following analysis will be focused on the situation in the positive half-cycle.




Fig. 5: Waveforms of Supply Voltage, Load Voltage, and  $U_{aN}$ . (A) V2 On/Off. (B) V1 On/Off

The control strategy applied for voltage sags is in-phase compensation, so the energy needed to maintain the load voltage in one half-cycle can be expressed as follows:

$$E_0 = \frac{T_0 \Delta V}{2V_{ref}} P_0 \quad (1)$$

Where  $T_0$  is the grid voltage period time,  $V_{ref}$  is the rated rms value of the load voltage,  $P_0$  is the rated load power, and  $\Delta V$  is the rms value of the missing voltage. In steady-state compensation, the energy needed for the compensation should completely be provided by the residential grid which is also the charging energy through the parasitic boost circuit in this case. So the charging energy provided during  $T_0/2$  referred to as  $E_1$  equals to  $E_0$ .  $E_0$  can be easily obtained according to (1), but the calculation of  $E_1$  involves with the operating conditions shown in Fig. 3. The simplified circuit model of Fig. 3 is illustrated in Fig. 6, where compensation loop including the filter and the load is ignored and only the charging circuit is considered.




Fig. 6: Simplified Circuit Model. (A) V2 Turned On. (B) V2 Turned Off




Fig. 7: Flow chart for calculating Vdc

Table 1: System Parameters

Description	Parameters	Real value
Nominal voltage	$V_{ref}$	220V
Line frequency	$f_0$	50Hz
Switching frequency	$f_s$	15kHz
DC-link capacitor	$C_1/C_2$	4700 $\mu$ F
Filter inductor	$L_f$	1.5mH
Filter capacitor	$C_f$	20 $\mu$ F
Charging inductor	$L_1$	2mH

### IV. MATLAB/SIMULINK RESULTS

Here simulation is carried out in several load conditions, in that 1) Implementation of DySC topology 2) Proposed Active Voltage Quality Regulator Topology,

#### A. Case 1: Implementation of DySC Topology




Fig. 8: Matlab/Simulink Model of DySC Topology by using Matlab/Simulink platform




Fig. 9: Supply Voltage & Load Voltage of DySC Topology




Fig. 10: DC Link Voltage & Active, Reactive Power

Fig8 shows the simulation results of the DySC topology voltage drops to 180 V at 0.1 s and then falls to 100 V at 0.4 s, when the supply voltage is 180V, the DySC can effectively compensate for the voltage sag; however, when the supply voltage drops to 100 V, the load voltage becomes not sinusoidal as the maximum injected compensation voltage is limited by the low steady-state dc-link voltage. Fig. 12 also indicates that the DySC can only mitigate deep sags for a few line cycles depending on the energy stored in dc-link capacitors as its steady-state dc-link voltage is always lower than the peak value of the supply voltage and results as shown in Figs.8 to

**B. Case2: Proposed Active Voltage Quality Regulator Topology**







Fig. 11: Matlab/Simulink Model of Proposed Active Voltage Quality Regulator Topology using Matlab/ Simulink Platform



(a) Supply Voltage & Load Voltage



(b) DC Link Voltage & Active, Reactive Power



(c) Input Voltage & Switching States

Fig. 12: (a) Supply Voltage & Load Voltage, (b) DC Link Voltage & P-Q Power, (c) Input Voltage & Switching States of Proposed Active Voltage Quality Regulator Topology

## V. CONCLUSION

This paper has presented a novel transformer less active voltage quality regulator with parasitic boost circuit operates under closed loop condition to mitigate long duration deep voltage sags with good stability factor and low error components. The proposed PB-AVQR topology is derived from the DySC circuit and the compensation performance is highly improved without increasing the cost, weight, volume, and complexity. The feasibility and effectiveness of the proposed topology in the compensation for long duration deep voltage sags that are lower than half of its rated value. The operating efficiency of the proposed PB-AVQR system also remains at a relatively high level as the dc-link voltage adaptive control method is adopted. In a conclusion, the proposed PB-AVQR topology in this paper provides a novel solution for long duration deep voltage sags with great reliability and compensation performance.

## ACKNOWLEDGEMENT

The author would like to thank his guide Prof. S.B. Karapurkar for his support and insights in the subject.

## REFERENCES

- [1] Y. H. Chen, C. Y. Lin, J. M. Chen, and P. T. Cheng, "An inrush mitigation technique of load transformers for the series voltage sag compensator," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2211–2221, Aug. 2010.
- [2] M. F. McGranaghan, D. R. Mueller, and M. J. Samotyj, "Voltage sags in industrial systems," *IEEE Trans. Ind. Appl.*, vol. 29, no. 2, pp. 397–403, Mar./Apr. 1993.
- [3] A. Bendre, D. Divan, W. Kranz, and W. Brumsickle, "Equipment failures caused by power quality disturbances," in *Proc. IEEE IAS Conf. Record*, 2004, pp. 482–489.
- [4] M. F. Alves and T. N. Ribeiro, "Voltage sag: an overview of IEC and IEEE standards and application criteria," in *Proc. IEEE Transmiss. Distrib. Conf.*, 1999, vol. 2, pp. 585–589.
- [5] S. Subramanian and M. K. Mishra, "Inter phase AC–AC topology for voltage sag supporter," *IEEE Trans. Power Electron.*, vol. 25, no. 2, pp. 514–518, Feb. 2010.
- [6] M. H. J. Bollen, *Understanding Power Quality Problems, Voltage Sags and Interruptions*. Piscataway, NJ, USA: IEEE Press, 2002.
- [7] A. Sannino, M. G. Miller, and M. H. J. Bollen, "Overview of voltage sag mitigation," in *Proc. IEEE Power Eng. Soc. Winter Meet.*, 2000, vol. 4, pp. 2872–2878.
- [8] S. M. Hietpas and M. Naden, "Automatic voltage regulator using an AC voltage-voltage converter," *IEEE Trans. Ind. Appl.*, vol. 36, no. 1, pp. 33–38, Jan./Feb. 2000.
- [9] Z. Fedyczak, R. Strzelecki, and G. Benysek, "Single-phase PWM AC/AC semiconductor transformer topologies and applications," in *Proc. 33rd Annu. IEEE Power Electron. Spec. Conf.*, Jun. 2002, pp. 1048–1053.
- [10] J. Hoyo, J. Alcalá, and H. Calleja, "A high quality output AC/AC cuk converter," in *Proc. 35th Annu. IEEE Power Electron. Spec. Conf.*, 2004, pp. 2888–2893.
- [11] J. Hoyo, H. Calleja, and J. Arau, "Three-Phase PWM AC/AC cuk converter for voltage sag compensation," in *Proc. 37th IEEE Power Electron. Spec. Conf.*, 2006, pp. 1–5.