Wideband Frequency Synthesizer Implementation using FPGA

Jasmanpreet Singh, Bhai Gurudas Institute of Engineering & Technologies Sangrur (Punjab); Mrs. Monika Aggarwal ,Bhai Gurudas Institute of Engineering & Technologies Sangrur (Punjab)

Frequency Synthesizer, PLL, HDLs, FPGAs

Frequency synthesizer is an electronic device that is used for creating a number of frequencies in a large band by using a constant signal from an oscillator. They are used in a lot of devices like Satellites, walkie-talkies, cell phones etc. Direct digital frequency synthesizer (DDFS) is a device which is used to generate a large number of frequencies using electronic technique. Its input is a constant digital signal and it generates a discretionary waveform of different frequencies. It is also known as Numerically Control Oscillator. Its detailed parts are ROM, phase accumulator and phase register. It has some analog parts also like digital to analog converter and a low pass filter. When reference clock is given to NCO, it produces a square signal which advances at each progressive clock. The phase register is used to produce various phases using shift keying etc. The main purpose of this paper is to outline, investigate and to reproduce DDFS using environments like Xilinx, Cadence etc. Currently phase locked loops are in wide use but DDFS provides many advantages over PLL like low noise, low cost, fast settling time and high range of frequencies.
    [1] Md. Aamir Rauf Khan1et al, “Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequency Synthesizer) Controller Using VHDL” International Journal of Modern Engineering Research, Vol.4,Issue 5,May 2014. [2] Qahtan Khalaf OMRAN et al, “A New Approach to the Design of Low-Complexity Direct Digital Frequency Synthesizer” University of Kebangsaan Malaysia. [3] Woogeun Rhee et al, “Fractional-N Frequency Synthesis: Overview and Practical Aspects with FIR-Embedded Design” Journal Of Semiconductor Technology And Science, Vol.13, No.2, April, 2013.. [4] Kusum Lata et al, “ALL Digital Phase-Locked Loop (ADPLL): A Survey” International Journal of Future Computer and Communication, Vol. 2, No. 6, December 2013. [5] Nitesh Kumar et al, “An Efficient Method of Measuring in-band Spurious for Wide Band LFM” 9th International Radar Symposium India - 2013 (IRSI - 13). [6] Govind S. Patel et al, “The Optimization of Direct Digital Frequency Synthesizer Performance by New Approximation Technique” Research Journal of Applied Sciences, Engineering and Technology 5(11): 3134-3139, 2013. [7] M. NourEldin M. et al, “A Novel Low-Power High-Resolution ROM-less DDFS Architecture” International Journal of Advanced Research in Electronics and Communication Engineering (IJARECE) Volume 2, Issue 12, December- 2013. [8] Eli Bloch wt al, “A 1–20-GHz All-Digital InP HBT Optical Wavelength Synthesis IC” IEEE transactions on microwave theory and techniques, vol. 61, no. 1, january 2013. [9] Jochen Rust et al, “A Direct Digital Frequency Synthesizer Based On Automatic Nonuniform Piecewise Function Generation” 20th European Signal Processing Conference (EUSIPCO 2012) Bucharest, Romania, August 27 - 31, 2012. [10] C.S. Vaucher, Architectures for RF Frequency Synthesizers. Boston: Kluwer Academic Publishers, 2002.
Paper ID: GRDJEV02I070091
Published in: Volume : 2, Issue : 7
Publication Date: 2017-07-01
Page(s): 114 - 119